| FPGA |
| |
Kritikal’s FPGA team has highly skilled engineers who have experience with high speed board level design and RTOS. The team has the capability to work from product conceptualization to prototype development and testing. KritiKal is having all supporting infrastructure to enable the high end FPGA design. The quality emphasis and implementation of project management methodologies result in total customer satisfaction.
|
| |
We have worked on FPGA/CPLD Design and verification, including tackling high speed design issues with FPGA/CPLD. KritiKal supports designs starting from Synthesizable RTL VHDL/Verilog, SoC integration as well as DSP functions. We have successfully commissioned projects related to pipelined processor design & single and multiple clock level design. |
| |
Our FPGA expertise is detailed below: |
|
|
|
High speed board level design: We routinely handle high speed bus design issues with FPGA/CPLD, VHDL/Verilog, SoC, DSP functions etc. |
| |
|
|
Expertise in single and multi clock domain logic |
| |
|
|
Expertise in hardware software co-design: We do right split of hardware and software co-design for FPGA and processor
|
| |
|
|
High speed communication |
| |
|
|
Expertise in advanced architecture |
| |
|
|
|
|
|
Pipelined processor design |
| |
|
| |
|
Handle multiple clock domains. |
| |
|
| |
|
Can handle multi-million gate designs regularily. |
| |
|
| |
|
Interfacing with any kind of digital chip/bus. |
| |
|
| |
|
Implement any kind of custom DSP function.m |
| |
|
|
|
|
|
|
FPGA/CPLD Design and verification |
| |
|
|
System on Chip and ASIC Development |
| |
|
|
Customisation and integration of Intellectual Property (IP)
|
| |
|
|
Expertise in Embedded processors like ARM, Power PC, Nios, MicroBlaze |
| |
|
|
Through understanding of protocols like Ethernet, TCP/IP/UDP/ARP/HTTP/FTP, HDLC, ATM. |
| |
|
| We adopt following tested methodology of FPGA development |
|
|
|
|
|
Assimilation - a thorough understanding of our client's design and priorities |
| |
|
|
Architectural review and optimization accompanied by a detailed project proposal |
| |
|
|
FPGA device selection and optimization
|
| |
|
|
Synchronous implementation and/or re-implementation |
| |
|
|
Critical Timing analysis paired with Functional Simulation |
| |
|
|
Implementation |
| |
|
|
Final and actual design performance verification |
| |
|
 |
| |
